erin/48ish
1
0
Fork 0
Code Issues Pull requests Projects Releases 3 Packages Wiki Activity Actions
No description
13 commits 2 branches 3 tags 9.2 MiB
Find a file
Erin ef650d9c9d
add script for generating position file
2025-09-11 15:43:31 -04:00
48ish_soldered_out redo the entire fucking board for funsies (still not done) 2025-09-11 11:24:35 -04:00
stuff.pretty redo the entire fucking board for funsies (still not done) 2025-09-11 11:24:35 -04:00
.gitignore agh 2025-08-26 15:32:47 -04:00
48ish_soldered-bottom-pos.csv update production files in-tree 2025-08-27 16:15:57 -04:00
48ish_soldered.kicad_pcb redo the entire fucking board for funsies (still not done) 2025-09-11 11:24:35 -04:00
48ish_soldered.kicad_prl redo the entire fucking board for funsies (still not done) 2025-09-11 11:24:35 -04:00
48ish_soldered.kicad_pro redo the entire fucking board for funsies (still not done) 2025-09-11 11:24:35 -04:00
48ish_soldered.kicad_sch redo the entire fucking board for funsies (still not done) 2025-09-11 11:24:35 -04:00
48ish_soldered_bom.csv update JLCPCB BOM 2025-09-11 15:07:38 -04:00
48ish_soldered_out.zip redo the entire fucking board for funsies (still not done) 2025-09-11 11:24:35 -04:00
fp-lib-table redo the entire fucking board for funsies (still not done) 2025-09-11 11:24:35 -04:00
Justfile add script for generating position file 2025-09-11 15:43:31 -04:00
README.md i can't really add a cc0 mark to this since i'm using a layout/footprints from ergogen which aren't cc0 but i will fix this eventually 2025-08-27 17:03:47 -04:00
stuff.kicad_sym redo the entire fucking board for funsies (still not done) 2025-09-11 11:24:35 -04:00
sym-lib-table redo the entire fucking board for funsies (still not done) 2025-09-11 11:24:35 -04:00

README.md

48ish

A wireless, low-profile 47/48-key keyboard PCB.

production files

works with JLCPCB, haven't tried any other production houses, ymmv

production outputs automated with just (apt install just etc) and kicad-cli (it came free with your fucking kicad)

  • Gerbers and drill files: just plot[-zip], output at 48ish_soldered_out[.zip]
  • Board assembly:
    • Only parts on the backside need to be assembled
    • BOM: 48ish_soldered_bom.csv (not generated by kicad Yet™️; includes specific JLCPCB part numbers, you may want to shop around for alternatives)
    • Placements: 48ish_soldered-bottom-pos.csv (generated by kicad, with column names manually edited to reflect JLCPCB's requirements)

firmware???

i wrote a zmk shield for this but dude i am not figuring out the zmk local build steps. go look at the github repo for the shield firmware and grab the firmware from the latest github actions run, i do not care

acknowledgements

the v1/early v2 pcb layout was generated with ergogen, which is licensed MIT and Copyright (c) 2018 Bán Dénes